

ADAPTIVE COMPUTING ENGINE (ACE)

FIG. 1




FIG. 2

TO OTHER MATRICES 150  
(INCLUDING CONTROLLER 120 AND  
MEMORY 140)




FIG. 3








FIG. 5A



wjs  
11 oct 2000

FIG. 5B 370



wjs  
10 oct 2000

FIG. 5C

400





FIG. 5D

440

vjs  
18 oct 2000





OUT  $\leftarrow$  IN + Rtop  
 Rbot  $\leftarrow$  IN \*  $b_2$  + OUT \*  $a_2$   
 Rtop  $\leftarrow$  IN \*  $b_1$  + OUT \*  $a_1$  + Rbot




FIG. 5E






FIG. 6

500



570  
NODE OUTPUT PIPELINE REGISTER & BYPASS REGISTER

DATE: 05.04.2001  
DRAWN: 05.04.2001  
CHECKED: 05.04.2001  
DESIGNED: 05.04.2001








Fig. 9




At power-up




After system acquisition

FIG. 10




Before re-allocation




After re-allocation

FIG. 11




Before re-allocation




After re-allocation

FIG. 12



Before re-allocation



After re-allocation

FIG. 13